SBDD. Design High speed Reed Solomon Decoder on FPGA. IJRITCC [Internet]. 2015Sep.30 [cited 2026Oct.20];3(9):5371-5. Available from: https://www.ijritcc.org/index.php/ijritcc/article/view/4845