GBANPHSKKSMR. Efficient Circuit Configuration to Reduce Comparator Requirement of 8-Bit Flash Analog to Digital Convertor. IJRITCC [Internet]. 2015Jul.31 [cited 2025Dec.13];3(7):4893-5. Available from: https://www.ijritcc.org/index.php/ijritcc/article/view/4758