1.
URPRT. FPGA based Design and Simulation of Extended Golay Codec with Hardware Optimization for high speed Applications. IJRITCC [Internet]. 2016May31 [cited 2025Dec.15];4(5):30-5. Available from: https://www.ijritcc.org/index.php/ijritcc/article/view/2115