SPSVAAVSKB. Leakage Reduction Techniques In CMOS Dynamic Logic Circuits. IJRITCC [Internet]. 2016Mar.31 [cited 2025Sep.15];4(3):483-7. Available from: https://www.ijritcc.org/index.php/ijritcc/article/view/1923