, Sahdev D. Kanjariya, Rutarth Patel. “Architecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier”. International Journal on Recent and Innovation Trends in Computing and Communication 3, no. 5 (May 31, 2015): 2690–2694. Accessed September 28, 2025. https://www.ijritcc.org/index.php/ijritcc/article/view/4310.