, Kanchan G. Suryawanshi, Dr. A. Y. Deshmukh. “Power Optimization of Combinational Quaternary Logic Circuits”. International Journal on Recent and Innovation Trends in Computing and Communication 3, no. 2 (February 26, 2015): 735–740. Accessed December 8, 2025. https://www.ijritcc.org/index.php/ijritcc/article/view/3895.