, Kirti, Surendra Waghmare. “Power Optimization of I/O Ports Using Clock Gating Technique”. International Journal on Recent and Innovation Trends in Computing and Communication 2, no. 6 (June 30, 2014): 1761–1763. Accessed September 16, 2025. https://www.ijritcc.org/index.php/ijritcc/article/view/3251.