, K. Mariyapriyadarshini, P Ratna Bhaskar. “Modified Gating Techniques for Power and Speed Optimization in Arithmetic Circuits”. International Journal on Recent and Innovation Trends in Computing and Communication 5, no. 7 (July 31, 2017): 722 –. Accessed September 15, 2025. https://www.ijritcc.org/index.php/ijritcc/article/view/1122.