A. A. D. A. S. M. .R.Anitha, “Power Droop Reduction In Logic BIST By Scan Chain Reordering”, IJRITCC, vol. 6, no. 3, pp. 80–86, Mar. 2018.