D. P., “Design of a CMOS Comparator using 0.18µm Technology”, IJRITCC, vol. 2, no. 5, pp. 977–982, May 2014.