

Design of CMOS based ECG System for Bio-Signal Application

Naveen Kumar Gautam
 School of Electronics Engineering
 VIT University
 Chennai-600127, India
 navinkumar960@gmail.com

Dr. Lakshmi B.
 School of Electronics Engineering
 VIT University
 Chennai-600127, India

Abstract— This work aims to present the design and realization of CMOS based ECG system using 45 nm technology. The main objective of this work is to extract noise figure, power, CMMR and gain of CMOS based OP-AMP for bio-signal application. The design of CMOS based OP-AMP for bio-signal application for different technology is already done. The design of OP-AMPs continues to pose a challenge as the supply voltage and transistor channel lengths scale down with each generation of CMOS technologies. All the designed and simulation were done using cadence virtuoso tool.

Keywords- CMOS, OP-AMP, ADC, ECG System

I. INTRODUCTION

Electrocardiography (ECG) system is the device used to transmit the electrical signals of the heart to the remote machine. These electrical signals are ECG signals which is sensed by electrodes. This signal is caused due to electrical activities in the heart. ECG signals have very low amplitude and frequency and, hence amplification is needed to strengthen this weak signal to high level signal [1]. The basic block diagram of ECG system and most commonly bio-medical signal as shown in Fig.1 and Fig.2 respectively.

of the op-amp consists of determining the specifications, selecting the op-amp A_d (open-loop gain), CMRR (common mode rejection ratio), device sizes and biasing conditions, compensating the op-amp for stability, output range, and power dissipation [3-7].




Fig.1 Proposed ECG System

Signal	Frequency	Range
ECG	0.05-250Hz	5uV-8mV
EEG	0.5-200Hz	2uV-200uV
EMG	0.01-10kHz	50uV-10mV

Fig.2. Most commonly used biomedical signal

Normally bio-signal are the weak signal in the range of 5uV to 8 mV. Due to the weak voltage level, the signal is fed into an amplifier circuit to be amplified to a desirable voltage level then the output of amplifier is then fed into a low pass filter circuit. The purpose of filter is to filter out the very low and high frequency noise components of the signals. The desirable analog output from the filter is then sent to S/H and ADC to become a digital signal. After that, these digital data will be processed in PCs or microprocessors.

II. TWO STAGE OP-AMP

Operational amplifier is the key element of an analog processing system which performs the function of a voltage controlled current source with an infinite voltage gain. Operational amplifiers are an integral part of many analog and mixed-signal systems. The topology of the circuit designed is that of a standard CMOS op-amp. The first stage of an op-amp is a differential amplifier. This is followed by another gain stage, such as a common source stage [2] as shown in Fig.3. Design




Fig.3. Circuit Configuration for a two stage OP-AMP with a p-channel input pair

In this schematic 1uA reference current and 1V power supply is used. The input signal of 5mV amplitude and 250Hz frequency is taken. Phase margin obtained 30.47 deg at gain crossover frequency 16.022MHz.




Fig.4. Bode Plot of Two Stage OP-AMP




Fig.5. Phase Vs Frequency plot of Two Stage OP-AMP

The bode plot and phase vs. frequency output of two stage OP-AMP are shown in Fig.4 and Fig.5. Table 1 shows the simulation result of two stage OP-AMP.

Table 1. Simulation Result of Two Stage OP-AMP

Process	45nm CMOS
Power supply	1V
Power Dissipation	1.138uW
CMRR	59.44dB
Gain	56.3dB
Phase Margin	30deg
Bandwidth	272.3kHz
Gain Bandwidth Product	15.39MHz
Slew Rate	~0

III. ANALOG TO DIGITAL CONVERTER (ADC)

For any application, analog-to-digital convertor (ADC) architecture is crucial for an overall system design. Some of the considerations are in terms of power consumption, accuracy, design complexity, speed etc. Fig.6 shows the typical block diagram of 3 bit Flash ADC. Analog to Digital Converter is the fastest way to convert an analog signal to a digital signal [8]. For 'N' bit converter, the circuit required 2^{N-1} comparators and a resistive divider with 2^N resistors. As shown in Fig.4 the Flash ADC consists '7' comparators, resistor string, and 8:3 encoder. The analog input voltage is compared with reference voltage level which is generated from the resistor string. The reference voltage for each comparator is least significant bit and that will be greater than the reference voltage for the comparator immediately below it. Each comparator produces a "1" when its analog input voltage is higher than the reference voltage applied to it otherwise the comparator output is "0"[8-9].

In this ADC, OP-AMP circuit is used as comparator. A CMOS comparator comprises of a current source for biasing the first stage differential pair followed by inverter stage for amplifying the differential pair output. The analog input signal is applied to the non-inverting terminal of the comparator and reference signal is applied to the inverting terminal of the comparator [9-11]. The output waveform of comparator as shown in Fig.7.




Fig.6. Circuit of 3 BIT Flash ADC




Fig.7. Output waveform of comparator

In Flash ADC, the priority encoder has a characteristic such that if two or more of its inputs are equal to '1' at the same time, then the input having the highest priority will take precedence. A digital encoder is a multi-input combinational logic circuit that converts the logic level "1" data at its inputs into an equivalent binary code at its output depending upon the priority [12-13]. The circuit diagram of encoder as shown in Fig.8 and outputs of priority encoder are given in Table 2 and the output waveform of encoder as shown in Fig.9.




Fig.8. Circuit diagram of 8:3 binary encoder.

Table 2. Truth Table of binary encoder

INPUT CODE							BINARY CODE		
E1	D2	D1	C1	B1	A2	A1	O1	O2	O3
0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0	1
0	0	0	0	0	1	1	0	1	0
0	0	0	0	1	1	1	0	1	1
0	0	0	1	1	1	1	1	0	0

0	0	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1	1




Fig.9. Output waveform of binary encoder.

IV. ECG SYSTEM

We propose an ECG system based on CMOS technology applicable for ECG monitoring applications. A block diagram of the system is shown in Fig.1.and schematic of ECG system as shown in Fig.10. An amplifier is designed using two stage op-amp with suitable gain, phase-margin, slew rate, bandwidth and CMRR. The ECG signal is received by this op-amp based amplifier and the amplified signal is then fed into a low pass filter circuit. The purpose of this filter is to filter out the very low and high frequency noise components of the signals. The desirable analog output from the filter is then sent to S/H and ADC to become a digital signal. After that, these digital data will processed in PCs or microprocessors. A high speed 3 bit Flash Type ADC is used for this purpose. The analog signal is converted into 3 bit digital signal with proper resolution.




Fig.10. Circuit diagram of ECG System

CONCLUSION

This paper has detailed the design of a CMOS process based ECG system using high speed Flash Type ADC. The design has determined that the circuit gain is 56.3 dB and power dissipation is 1.138uW.

REFERENCES

[1] Fateh Moulahcene, Nour-Eddine Bouguechal, Imad Benacer and Saleh Hanfoug Advanced Electronics Laboratory (LEA), University of Batna, Algeria. "Design of

CMOS Two-stage Operational Amplifier for ECG Monitoring System Using 90nm Technology". International Journal of Bio-Science and Bio-Technology Vol.6, No.5 (2014).

[2] B. J. Blalock, P.E. Allen and G. A. Rincon-Mora, "Designing 1-V Op Amps Using Standard Digital CMOS technology," IEEE Trans.Circuits and Systems – II: Analog and Digital Signal Processing, pp.769-780, Vol. 45, No. 7, July 1998.

[3] D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: John Wiley and Sons, 1997.

[4] M.F.Li, Uday Dasgupta, X. W. Zhang and Yong Ching Lim, "A low-Voltage CMOS OTA with Rail-to-Rail Differential Input Range", IEEE Transactions on circuits and systems, (2000) January, vol 47, pp.1-8.

[5] W.-S. Wang, Z.-C. Wu, H.-T. Huang and C.-H. Luo, "Low Power Instrumental Amplifier for Portable ECG", IEEE Circuits and Systems International Conference, (2009), pp. 1-4.

[6] B. Razavi, IEEE J. Solid-State Circuits, 34, 268 (1999).

[7] Gianluca Giustolisi DIEES - Universit`a di Catania Viale A. Doria 6, I-95124, Catania, Italy. "Two-Stage OTA Design Based on Settling-Time Constraints" in IEEE 2007.

[8] Ili Shairah Abdul Halim, Siti Lailatul Mohd Hassan, Nurul Dalila binti Mohd Akbar, Azraa Afhzan Ab. Rahim "A Comparative Study of Comparator and Encoder in a 4-bit Flash ADC using 0.18m CMOS Technology" ,in Proc. IEEE International Symposium on Computer Applications and Industrial Electronics (ISCAIE 2012), pp. 35-38 Dec. 3-4, 2012, Kota Kinabalu Malaysia.

[9] Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov, "A 0.35nm CMOS Comparator Circuit For High-Speed ADC Applications",IEEE International Symposium on Circuits and Systems,Vol. 6, p. 6134-6137, 2005.

[10] D. C. Daly and A. P. Chandrakasan, "A 6-bit, 0.2 V to 0.9 V highly digital flash ADC with comparator redundancy," IEEE 1. Solid-State Circuits, vol. 44, no. II, pp. 3030-3038, Nov. 2009.

[11] Mahdy, A.; Rassoul, R.A.; Hamdy, N., "A high-speed analog comparator in 0.5 μm CMOS Technology", Radio Science Conference,2008, NRSC 2008, National, pp 1-7.

[12] S. Weaver, B. Hershberg, D. Knierim, and U.-K. Moon, "A 6b stochasticflash analog-to-digital converter without calibration or reference ladder,"in Proc. IEEE Asian Solid-State Circuits Conf, 2008.

[13] C. Donovan and M. Flynn, "A 'digital' 6-bit ADC im 0.25J-in CMOS,"in Proc. 2001 Custom Integrated Circuits Cone., May 2001