

Analysis and Design of a Current Mirror Trans-conductance Switchable Op-amp for Switched-Capacitor Integrators

S. Chandra Sekhar

School of Electronics and communication Engineering
VIT University
Chennai, Tamilnadu, India
E-mail: chandrasekhar.simhadri2015@vit.ac.in

S. Annaiah Durai

School of Electronics and communication Engineering
VIT University
Chennai, Tamilnadu, India
E-mail: ananiahdurai.s@vit.ac.in

Abstract – A switchable operational amplifier (op-amp) that uses a switched capacitor integrator has an advantage such as low power consumption and wide gain-bandwidth product. The power reduction is achieved by applying switching samples at the input and output capacitors. These capacitors can be otherwise would contribute in increase in power consumption. During the first phase of the sample the opamp completely turned off, at this instance the input capacitor is fully charged, which later can be used to drive the opamp. On the next second sample phase charged energy in input capacitor passes through the integrator capacitor, which turns on the opamp. On the second clock cycle of the first phase the output of opamp is fed to the output capacitor. Measurement of 1 volt switchable opamp for switched capacitor integrator show 44 dB dynamic range in bandwidth of 30 KHz with 52dB peak SNR and the power consumption of 186 microwatt.

Index Terms - Circuits, operational amplifier (opamp), switchable opamp, switched capacitor (SC), switching.

I. INTRODUCTION

In this age where the market for mobile electronic systems such as wireless devices, consumer electronics, etc., is elaborating continuously, there is a tending requirement for the growth of low power and low voltage circuit strategies and system blocks. For portable applications the circuit operates with both low voltage and low power.

The low voltage of portable devices is on a high demand because they operate with less battery dimensions and weight. The battery lifetime increases with low power consumption. Certainly implementation of robust way in integrator is with switched-capacitor tactics. Their linearity and robust combined makes SC techniques. The high quality SC properties would be an advantage. However the problem with design for low power and voltage is switch-driving problem. The low supply voltage does not enough V_{gs} to turn on the transistor, where used as switches.

II. THE SWITCHED OPAMP TECHNIQUE

The technique of switched op-amp allows us to design SC circuits without using low threshold devices. It is observed from classic SC integrator, switches are classified into two firstly, switches which has one of its terminals fixed to a reference voltage or grounded and secondly the switches which has to transfer the total signal range, which are generally found at op-amp output. The aim of the switched op-amp to switches can be connected to either reference voltage or ground. The integrator shown in figure 1.

The switches are leaved for few consequence operating periods. During the integration, of the next stage output is grounded. This operation results the opamp is temporally off. The second consequence the switch is activate the integrator that we called as half delay mode.




Figure 1: the half delayed SC integrator [9].

The conventional switched op-amp technique makes a better choice to take the input voltage level and it equal to output voltage level. The both voltage levels are at reference voltage. As a consequence phases, the output voltage swing is less than the available swing and the maximum possible in less switch over drive voltage.

III. THE LOW VOLTAGE BUILDING BLOCKS

In this section the building blocks are discussed for the design for low voltage.

A. Current mirror:

The simple current mirror circuit is used in designing of opamp first stage [9]. The one transistor is connected in diode mode and the both gates are connected, that means the output current is factor of input current by self-gain of device. When the unity gain attained the total input current passes to output as the load current. This is called as current mirroring.




Figure 2: current mirror circuit [9].

Under ideal conditions as shown in figure 2, the gain of the current mirror is independent to input frequency and output current is independent of voltage between output and common terminals. In ideal condition, the voltage between these two terminals is zero because the entire supply voltage is applied to current source.

B. Differential pair

In current mirror mode the gate voltage of V_g is fixed at current input node. If an additional transistor is added and it is connected to the input of current mirror with a source, this source voltage must be fixed.

If the input signal is fed at the gate of added transistor, a current is generated and added to current mirror current at output. If two voltages is applied to V_{in+} and V_{in-} terminal the different of voltages is presented at bottom transistor as shown in figure 3[9]. The nmos driver is gives easy control of the output swing. But output swing at the threshold of that transistor.




Figure 3: differential pair with nmos driver [9].

IV. OPAMP WITH SWITCHABLE TRANSCONDUCTANCES

The proposed current mirror opamp has an input trans conductance G_m , and total transconductance KG_m , where K is the current gain [9]. Total output transconductance and its load is separated into two parts which in difference in 70% of G_m at one part and another 25% G_m at other part. The high G_m and its load is switched off during first sample pluses. The lower G_m is on all the time. The op-amp was designed for half-delay SC integrators as the output voltage is available at both the sample cycles.




Figure 4: switchable transconductance op-amp with first stage and second stage has divided into two [1].

V. DESIGN OF SWITCHABLE OPAMP

Consider a typical current mirror having a current gain of K . To design the switchable op-amp the output of the current mirror or current source transistor is divided with a ratio of α to $(1 - \alpha)$. The α part is switched on while ϕ_2 pulses and off at ϕ_1 . The output current is switched from KIB during ϕ_2 to $(1 - \alpha)KI_B$ during ϕ_1 . The achievable power reduction determined by the α and K . In the case of a half delayed integrator, the maximum switching α is limited by time required to turn on the opamp to restore the current at output node. Where as in fully delayed integrator the output capacitor is connected during the sample phase. The maximum value of α is depends on output capacitor.





Figure 5: circuit of opamp, (a) first stage [1] and (b) second stage [9]. Consider $K_1 = C_2/C_1$ is the integrator's gain and current mirror opamp with G_m as trans conductance used in fully delayed mode of operation. Neglecting the parasitic capacitances, the feedback factors in two sample phases as β_1 and β_2 are:

$$\beta_1 = C_2/C_2 = 1 \tag{1}$$

$$\beta_2 = C_2 / (C_1 + C_2) \tag{2}$$

For the fully delay mode the load capacitance values during the both sample phase are:

$$C_{L2} = (C_1 C_2) / (C_1 + C_2) = \beta_2 C_1 \tag{3}$$

$$C_{L1} = C_{1, next} \quad (4)$$

The closed loop time constant are:

$$T_2 = C_{L2} / \beta_2 G_{m2} \quad (5)$$

$$T_1 = C_{L1} / \beta_1 G_{m1} \quad (6)$$

Where $G_{m2} = G_m$ and $G_{m1} = (1 - \alpha) G_m$

At the end of the phase 2 the output voltage is while step input applied with settling time T_{set} of op-amp

$$V_{out} = K V_{in_step} (1 - e^{-\frac{T_{set}}{T_2}}) \quad (7)$$

And

$$V_{out} = K V_{in_step} (1 - e^{-\frac{T_{set}}{T_2}}) (1 - (\frac{CL1}{C2 + CL1}) e^{-\frac{T_{set}}{T_2}}) \quad (8)$$

VI. RESULTS

The switchable opamp was designed in a 1-V 45 nm CMOS process, with a current gain of $K = 16$, to achieve the following specifications.

- dc gain $A_0 = 50$ dB
- Unity gain bandwidth $f_T = 272$ MHz (at $CL = 1$ pF)
- Phase Margin $PM = 45^\circ$ (at feedback factor 0.8)

Then it was designed for half delay SC integrator with following specifications.

- Sampling frequency = 125 MHz
- Sampling capacitor = 1.5 pF
- Integrator gain = 1
- Next stage sampling capacitor = 0.5 pF.




Figure 6.1: AC response of the opamp.




Figure 6.2: Input Noise (in dB) of opamp.

VII. CONCLUSION

This work discusses on the design and analysis of the current-mirror op-amp with switchable transconductance values. Circuit operation and design details were as explained. Power saving optimization with switchable opamp method is performed.

REFERENCES

- [1] Mostafa A.N. Haroun and Anas A. Hamoui, "Design and Verification of a Switchable-Opamp for Switched-Capacitor Integrators," *ieee transaction on circuits and sytems-II:express breifs*, vol. 61, no. 10, October 2014.
- [2] J J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 29, no. 8, pp. 936–942, Aug. 1994.
- [3] J. Xu, X. Wu, M. Zhao, R. Fan, H. Wang, X. Ma, and B. Liu, "Ultralow-FOM high-precision $\Delta\Sigma$ modulators with fully-locked SO and zerostatic power quantizers," in *Proc. IEEE Custum Integrated Circuits Conf.*, Sep. 2011, pp.1–4.
- [4] C.-H. Kuo, D.-Y. Shi, and K.-S. Chang, "A low-voltage fourth-order cascade Delta-Sigma modulator in 0.18- μ m CMOS," *IEEE Trans. Circuits Syst. I*, vol. 57, no. 9, pp. 2450–2461, Sep. 2010.
- [5] V.-L. Cheung, H. Luong, M. Chan, and W.-H. Ki, "A 1-V 3.5-mW CMOS switched-opamp quadrature IF circuitry for bluetooth receivers," *IEEE J. Solid-State Circuits*, vol. 37, no. 5, pp. 805–816, May 2003.
- [6] A. Baschiroto and R. Castello, "A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing," *IEEE J. Solid-State Circuits*, vol. 32, no. 12, pp. 1979–1986, Dec. 1997.
- [7] V. Peluso, P. Vancorenland, A. M. Marques, M. Steyaert, and W. Sansen, "A 900-mV low-power $\Delta\Sigma$ A/D converter with 77-dB dynamic range," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1887–1897, Dec. 1998.
- [8] M. Haroun and A. Hamoui, "A current-mirror opamp with switchable transconductances for low-power switched-capacitor integrators," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2013, pp. 393–396.
- [9] D. Johns and M. K., *Analog Integrated Circuit Design*. Toronto, ON: Wiley, 1997.
- [10] A. Hamoui, M. Sukhon, and F. Maloberti, "Digitally-enhanced high-order $\Delta\Sigma$ modulators," in *Proc. IEEE Int. Conf. Electronics Circuits Syst.*, Aug. 2008, pp. 161–170.