Optical Quadruple Feynman Gate using SLM and Savart Plate

Animesh Bhattacharya*
Department of AEIE, NetajiSubhash Engineering College, Kolkata-700152, India.
Email: animeshb_17@yahoo.com

Goutam Kumar Maity
Department of Physics, Pingla Thana Mahavidyalaya, Maligram, PaschimMedinipur-721140, India.
Email: gkm20021976@gmail.com

Amal K Ghosh
Department of AEIE, NetajiSubhash Engineering College, Kolkata-700152, India.
Email: amal_k_ghosh@rediffmail.com

Kazi A H TaslimArif
Department of BME, NetajiSubhashEngineering College, Kolkata-152, India.
Email: arifprojectju17@gmail.com

*Corresponding Author

Abstract—In recent years, Reversible logic is emerged as a promising computing paradigm with applications in low-power CMOS, quantum computing, optical computing and nanotechnology. The classical set of gates such as AND, OR, and EXOR are not reversible. However, optical computing technology the trinary and quadruple valued logic systems are the most important ones in the many valued logic system. In this paper, spatial light modulator (SLM) and Savart Plate based circuit has been proposed and described for realization of quadruple Feynman Gate. It is optical in nature. SLM and Savart Plate can play a significant role in this field of ultra-fast all optical signal processing.

Keywords—Di-bit; Feynman Gate; Quadruple; SavartPlate; SLM.

I. INTRODUCTION

Recently, there have been major advances in integrated circuit technology that have made feasible implementation of electronic circuits operating with more than two discrete levels of signal. Such circuits called multi-valued logic circuits, offer several potential opportunities for the improvement of present VLSI circuit designs. E.V. Dubrova [1] and others have proposed and developed multi-valued logic (MVL) circuit design, revealing both the opportunities they offer and the challenges they face [2-4]. Vasundara Patel and K. S. Gurumurthy demonstrated the arithmetic operations like addition, subtraction and multiplications in modulo-4 arithmetic, and addition, multiplication in Galois field, using MVL [5]. Quaternary to binary and binary to quaternary converters are designed using down literal circuits. Negation in modular arithmetic is designed with only one gate. Logic design of each operation is achieved by reducing the terms using Karnaugh diagrams, keeping minimum number of gates and depth of net into consideration. Quaternary multiplier circuit is proposed to achieve required optimization. This architecture enables one to perform all-optical processing of signals, including two input logic operations, half-adder, full-adder, full-subtractor, one-bit data comparator, etc.

During the last thirty years due to the needs of tremendous operational speed and processing a number of data, many new ideas are being floated in the field of computing. These include exploration of implementation of optical processor for switches in one hand and on the other hand the logical developments from binary to multivalued logic are also being included in their field of activities. Though the major attraction for optical processors lies in the parallel operation but it was also felt that it is possible to implement multivalued logic in optical system using the polarization states of light beam along with the presence or absence of light [6]. The parallelism of optical beam could not be properly utilized using cascaded single-bit operating units therefore a signeddigit number system was initiated with the pioneering works of Avizienis [7]. The carryfree operation was also suggested using a modified signed digit [8-11] or modified trinary [12] system. The demand for implementations of such gates has also extended the activities in the field. However, Lukasiwicz [13] who initiated the use of ternary logic based on three states and has modified it later with an idea that four states logic is a much better proposition.

Design of reversible logic is highly demanding in many applications for lossless data processing[14-17]. Conservative and reversible logic gates are widely known to be compatible with revolutionary computing paradigms such as optical and quantum computing. To this aim, we have presented optical quadruple Feynman Gate using SLM and Savart Plate in this paper. The superiority of the proposed scheme is verified by simulation results and compared with selected other models.

The proposed paper is arranged as follows: The quadruple valued logic systems are reported in Section II. Section III describes briefly the truth tables based on di-bit representation. Section IV presents the working principle of basic building block using SLM and Savart Plate. The working principle and design of Quadruple Feynman gate are presented in Section V. Section VI shows logical simulation results and finally concluding remarks are made in Section VII.

II. QUADRUPLE VALUED LOGIC SYSTEM

The four-state representations of the quadruple valued logic system may be classified as the true, partly true, partly false and the false [18-20]. In this case we have considered these four states explicitly as {0, 1, 2, 3} and their di-bit representations as {00, 01, 10, 11}. It is to be noted here that the four valued system with states {0, 1, 2, 3} does not satisfy the basic field conditions whereas as a di-bit representation of the form 0 0 → 0, 01 → 1, 10 → 2 and 11 → 3 may be used to represent a four valued logic where the basic two valued logic are applicable. As four is not a prime number, it cannot be considered as a field nevertheless this can be included in Galois Field GF(k), where k is a prime number and r is a positive integer . The logical states, their representations and corresponding di-bit representations and the state of polarization is given in the Table I.
TABLE I. QUADRUPLE-VALUED LOGIC SYSTEM

<table>
<thead>
<tr>
<th>Logical state</th>
<th>Represented by</th>
<th>Dibit representation</th>
<th>State of polarization</th>
</tr>
</thead>
<tbody>
<tr>
<td>False</td>
<td>0</td>
<td>0</td>
<td>No light</td>
</tr>
<tr>
<td>Wrong information</td>
<td>1</td>
<td>00</td>
<td>Vertical polarization</td>
</tr>
<tr>
<td>Partial Information</td>
<td>2</td>
<td>00</td>
<td>Horizontal polarization</td>
</tr>
<tr>
<td>Total Information</td>
<td>3</td>
<td>00</td>
<td>Presence of both the horizontal &amp; vertical polarization</td>
</tr>
<tr>
<td>(complement of 1)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

III. TRUTH TABLES BASED ON DI-BIT REPRESENTATION

The basic logical operations with dibit representation as mentioned in the earlier section may be expressed in the following fashion. In the present system the normal logical gates e.g., OR, AND, NOT, XOR, NAND, NOR and XNOR may be represented bit-wise. The truth table for these conventional bit wise logic gates are represented in Table II.

TABLE II. TRUTH TABLES FOR (A) OR, (B) AND, (C) NOT (D) XOR, (E) NAND, (F) NOR AND (G) XNOR GATES

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>A ⋃ B</th>
<th>A ⋀ B</th>
<th>A'</th>
<th>A ⊕ B</th>
<th>A ⊗ B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The property of positive SLM is just reverse. Hence the input may be considered as in the form of di-bit (two bits) representation. The outputs from SLM are finally combined by the Savart Plate S2.

V. QUADRUPLE FEYNMAN GATE: PRINCIPLE AND DESIGN

Feynman gate is a (2:2) one-through reversible logic gate. It has two inputs (A, B) and two outputs (X, Y) satisfy the relation as follows:

\[
X = A \\
Y = (A \oplus B)
\]

The binary truth table is given in Table III.

TABLE III. BINARY TRUTH TABLE OF FEYNMAN GATE

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>X</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

The quadruple truth table with di-bit representation is given in Table IV. The SLM and Savart Plate based circuit for optical reversible Feynman gate is given in Fig. 2.

TABLE IV. QUADRUPLE TRUTH TABLE OF FEYNMAN GATE

<table>
<thead>
<tr>
<th>A</th>
<th>A1</th>
<th>A2</th>
<th>B1</th>
<th>B2</th>
<th>X1</th>
<th>X2</th>
<th>Y1</th>
<th>Y2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
The polarized parallel beam coming from the Laser source L through polarizer P is incident on the beam splitter BS₁ - where it is splitted into two directions as shown Fig. 2. One part is incident on the Savart Plate S₁ and the other part on the beam splitter BS₂. The Savart Plate S₁ splits the beam into two orthogonal components - the p-polarization and the s-polarization. The input A (combination of A₁ and A₂) controls the positive SLMs P₁ and P₂ and accordingly the p-polarization and s-polarization come out of P₁ and P₂. The outputs of P₁ and P₂ are recombined by the Savart Plate S₂ and incident on the beam splitter BS₃. The one part of the output of BS₂ is incident on S₈ and by similar process it is also spatially modulated by the positive SLMs P₉ and P₁₀ depending on the control input A(A₁,A₂) and finally they recombined by S₉. The other part of the output of BS₂ ray reflected by the mirror M₆ is incident on the Savart Plate S₁₁ and by similar process it is also spatially modulated by the positive SLMs P₁₁ and P₁₂ depending on the input which is the output of S₁₀. The output of S₁₀ passes through the opto-electrical converters (O/E) which are used to convert the light signal into electric voltage. The one output of BS₃ is fed to BS₅ which splits the light again in two directions. One is reflected by mirror M₇ and produce the output X=A. Another one is incident on Savart Plate S₅ and it is also specially modulated by the positive SLMs P₃ and P₄ depending on the control input B(B₁,B₂) and finally they recombined by S₆. By the same procedure finally the output of S₁₁ and S₇ combined by BS₅ and produce the other output Y=A XOR B. The different cases are explained as follows:

1. When A=0 (A₁=0,A₂=0) and B=0 (B₁=0,B₂=0) then no light is present at the output of S₂, so X=0 (X₁=0,X₂=0). There will be no light at the output of S₇ and S₁₄, so the output, Y =0(Y₁=0,Y₂=0).

2. When A=0 (A₁=0,A₂=0) and B=1 (B₁=0,B₂=1) then no light at the output of S₂, hence X=0 (X₁=0,X₂=0). There will be no light at the output of S₇. As the P₉ and P₁₀ are the –VE SLM, so both polarized light will be present at the output of S₁₂. As P₁₁=0 and P₁₂=1, the output of S₁₄ will give vertical polarization. There is no light at the output of S₇. The final output is Y=1 (Y₁=0,Y₂=1).

3. When A=0 (A₁=0,A₂=0) and B=2 (B₁=1,B₂=0) then no light at the output of S₂, hence X=0 (X₁=0,X₂=0). As the bit representation of B is reverse with respect to the previous case so P₁₁=1 and P₁₂=0. The output of S₁₄ consists of horizontal polarization. There is no light at the output of S₇. The final output is Y=2 (Y₁=1,Y₂=0).

4. As A=0 (A₁=0,A₂=0) and B=3 (B₁=1,B₂=1) so light at the output of S₂, hence X=0 (X₁=0,X₂=0). The output of S₁₄ consists of vertical and horizontal polarized light. There is
no light at the output of S7. The final output is Y=3 (Y1=1, Y2=1).

(5) When A=1 (A1=0, A2=1) and B=0 (B1=0, B2=0) so the output of S2 is at logic 1 state, hence X=1 (X1=0, X2=1). The output of S consists of only vertically polarized light and no light at the output of S7. The final output is Y=1 (Y1=1, Y2=0).

(6) When A=1 (A1=0, A2=1) and B=1 (B1=0, B2=1) so the output of S2 is at logic 1 state, hence X=1 (X1=0, X2=1). There is no light at the output of S7 and S14. The final output is Y=0 (Y1=0, Y2=0).

(7) When A=1 (A1=0, A2=1) and B=2 (B1=0, B2=1) so the output of S2 is at logic 1 state, hence X=1 (X1=0, X2=1). The output of S7 consists of vertically polarized light and the output of S14 consists of horizontally polarized light. The final output consists of both polarized light i.e. Y=3 (Y1=1, Y2=1).

(8) When A=1 (A1=0, A2=1) and B=3 (B1=1, B2=1) so the output of S2 is at logic 1 state, hence X=1 (X1=0, X2=1). There is no light at the output of S7 and the output of S14 consists of horizontally polarized light. The final output consists of only horizontally polarized light i.e. Y=2 (Y1=1, Y2=0).

(9) When A=2 (A1=1, A2=0) and B=0 (B1=0, B2=0) so the output of S2 is at logic 2 state, hence X=2 (X1=1, X2=0). There is no light at the output of S7 and the output of S14 consists of horizontally polarized light. The final output consists of only horizontally polarized light i.e. Y=2 (Y1=1, Y2=0).

(10) When A=2 (A1=1, A2=0) and B=1 (B1=0, B2=1) so the output of S2 is at logic 2 state, hence X=2 (X1=1, X2=0). The output of S7 consists of horizontally polarized light and the output of S14 consists of vertically polarized light. The final output consists of both polarized light i.e. Y=3 (Y1=1, Y2=1).

(11) When A=2 (A1=1, A2=0) and B=2 (B1=1, B2=0) so the output of S2 is at logic 2 state, hence X=2 (X1=1, X2=0). There is no light at the output of S7 and S14. The final output is Y=0 (Y1=0, Y2=0).

(12) When A=2 (A1=1, A2=0) and B=3 (B1=0, B2=1) so the output of S2 is at logic 2 state, hence X=2 (X1=1, X2=0). There is no light at the output of S7 and the output of S14 consists of vertically polarized light. The final output consists of only vertically polarized light i.e. Y=1 (Y1=0, Y2=1).

(13) When A=3 (A1=1, A2=1) and B=0 (B1=0, B2=0) so the output of S2 is at logic 3 state, hence X=3 (X1=1, X2=1). There is no light at the output of S7 and the output of S14 consists of both horizontally as well as vertically polarized light. The final output consists of both polarized light i.e. Y=3 (Y1=1, Y2=1).

(14) When A=3 (A1=1, A2=1) and B=1 (B1=0, B2=1) so the output of S2 is at logic 3 state, hence X=3 (X1=1, X2=1). There is no light at the output of S14 and the output of S7 consists of horizontally polarized light. The final output consists of only horizontally polarized light i.e. Y=2 (Y1=1, Y2=0).

(15) When A=3 (A1=1, A2=1) and B=2 (B1=0, B2=1) so the output of S2 is at logic 3 state, hence X=3 (X1=1, X2=1). There is no light at the output of S14 and the output of S7 consists of vertically polarized light. The final output consists of only vertically polarized light i.e. Y=1 (Y1=0, Y2=1).

(16) When A=3 (A1=1, A2=1) and B=2 (B1=0, B2=1) so the output of S2 is at logic 3 state, hence X=3 (X1=1, X2=1). There is no light at the output of S7 and S14. The final output is Y=0 (Y1=0, Y2=0).

VI. PERFORMANCE EVALUATION THROUGH SIMULATION AND DISCUSSION

Simulation is done in Mathcad-7. The power of the input pulse is taken as A = 1.13 dBm. Here we use 50:50 beam splitters. The vertical axis in Fig.3 indicates power in dBm, while horizontal axis represents time scale in ps. The time instant for the occurrence of bit pattern are at 0, 5, 10, 15 ps.

Figure 3: Logical simulation result [x-axis: time (ps) and y-axis: power (dBm)].

Upper two set waveforms indicate the input bit sequences 0011, 0101 for the input variables A and B respectively. Similarly, the lower two waveforms indicate bit sequence 0011, 0110 bit pattern change of output variables X and Y respectively.

VII. CONCLUSION

In this paper, SLM and Savart Plate based quadruple Feynman Gate circuit has been proposed and described. The results obtained numerically and the theoretical models developed are very much useful to future optical reversible
logic computing system. Different arithmetic and logic operations in reversible system can easily be performed with this gate. The purpose of this study is to explore the quadruple logic system in four-state implementation by which it is possible to handle huge volume of data at a time. It is expected that the proposed work will provide to a new paradigm to the arena of reconfigurable computing.

REFERENCES


