

## Design of a CMOS Comparator using 0.18 $\mu$ m Technology

Deepak Parashar

<sup>1</sup>Electronics & Communication Engineering Department,  
G. H Patel College of Engineering and Technology,  
Bakrol Road, V. V. Nagar, Gujarat, India – 388120  
*deepakparashar@gcet.ac.in*

**Abstract-** In Analog to digital convertor design converter, high speed comparator influences the overall performance of Flash/Pipeline Analog to Digital Converter (ADC) directly. This paper presents the schematic design of a CMOS comparator with high speed, low noise and low power dissipation. A schematic design of this comparator is given with 0.18 $\mu$ m TSMC Technology and simulated in cadence environment. Simulation results are presented and it shows that this design can work under high speed clock frequency 100MHz. The design has a low offset voltage 280.7mv, low power dissipation 0.37 mw and low noise 6.21 $\mu$ V.

**Keywords:** CMOS Comparator, Low Power, Low Offset, High Speed clock frequency.

\*\*\*\*\*


### Introduction

In ADCs, the comparator plays a main role on the overall performance. An accurate and fast comparator is a key element in any high-resolution and high speed data converter. As compared to other ADCs, pipelined ADC has merit of high speed, good precision and low power dissipation.

The comparator is a circuit that compares an analog signal with another analog signal or reference and outputs a binary signal based on the comparison. The comparator is widely used in the process of converting analog signal to digital signals. In the analog to digital conversion process, it is necessary to first sample the input. This sampled signal is then applied to a combination of comparators to determine the digital equivalent of the analog signal. If the + VP, the input of the comparator is at a greater potential than the -VN input, the output of the comparator is a logic 1, where as if the + input is at a potential less than the - input, the output of the comparator is at logic 0. [1-5]

In pipeline A/D converter, internal comparator must amplify small voltage into logic levels.

Depending on the algorithm use, encoding process can often be pipelined with the comparator function. Since the encoding process is faster than the comparator function, the maximum conversion rate for the ADC is limited by the response time of its comparators. Therefore, the design and optimization of the comparators is critically important [6-14]. The comparator is basically excluded from application to the high speed A/D converters with high resolution owing to its large offset voltage which significantly affects the resolution. As a consequence, the preamplifier-latch comparator topology in which an amplifier is added before a latched comparator, aiming at achieving small offset voltage and high speed, has been developed [7]. The preamplifier latch comparator, which combine of an amplifier and a latch comparator can obtain high speed and low power dissipation. Thus, by considering factor s of speed and power dissipation, preamplifier latch comparator is the choice for a pipeline ADC [8]. The proposed comparator in this paper is shown in the figure1.



$$V_P < V_N \text{ then } V_O = V_{SS} = \text{logic 0}$$

$$V_P > V_N \text{ then } V_O = V_{DD} = \text{logic 1}$$

Fig.1-Comparator operation

**Clock frequency and power dissipation**

The clock frequency “*f<sub>c</sub>*” is defined as the reciprocal of the time interval *T*, as:

$$f_c = 1 / T$$

The clock frequency has to be equal or greater than twice of the frequency bandwidth of analog signals [10-11]. The power dissipated by comparator is simply the product of the sum of the current flowing in the current source with power supply voltage. We were primarily considering high speed and low voltage. Dynamic comparator power dissipation resembles that of digital gates, which have a power dissipation given approximately by

$$P = f_c V_{DD}^2 C$$

Where, *f* = output frequency,

*V<sub>DD</sub>* = supply voltage

*C* = output capacitance

If a square pulse is applied to the input of the comparator with a period *t* and frequency *f*, the average amount of current that the comparator must pull from *V<sub>DD</sub>*, recalling the current is being supplied from *V<sub>DD</sub>* only when p-channel is on. Notice that the power dissipation is a function of the clock frequency. A great deal of effort is put into reducing the power dissipation in CMOS circuits. One of the major advantages of dynamic logic is its power dissipation.

**SCHEMATIC DESIGN OF COMPARATOR**

We have implemented a Precision comparator and digital correction is applied to minimize offset error of comparator and get better output of ADC. In most cases comparators uses positive feedback to force a fast decision. The fundamental circuit often is a

latch, which consists of two inverters, where each output is connected with the input of the other one (cross-coupled inverters). With a reset switch such a latch is forced into a meta stable state. When releasing reset the latch flips into one of the two stable states.

The most important dynamic parameters that determine the speed of a comparator are the propagation delay and the settling time. If the propagation delay time is determined by the slew rate of the comparator, then this time can be calculated as:

$$t_p = \Delta T = \frac{\Delta V}{SR} = \frac{V_{OH} - V_{OL}}{2SR}$$

Where, *t<sub>p</sub>* or  $\Delta T$  = propagation delay

$\Delta V$  = Change of the voltage at the output of the comparator

*SR* = Slew rate

*V<sub>OH</sub>* = Upper limit of the comparator

*V<sub>OL</sub>* = Lower limit of the comparator

Slew rate is a large-signal behavior that sets the maximum rate of output change. It is limited by the output driving capability of the comparator. The propagation delay is inversely proportional to the input voltage applied. This means that applying a larger input voltage will improve the propagation delay, up to the limits set by the slew rate

Figure-2 presents the schematic view of the design comparator. The design can perform operation when clock (Clk) is low, the comparator is reset, and at this time Clk1 is high, comparator can receive the amplified signal of preamplifier. The use of a clock

eliminates the need for an output buffer used in level shifting the output of the decision circuit. The discrepant voltage of loading in NM0 and NM6 compares the one of the loading in NM7 and NM5. Two ports produce different current, after the current passing through the common gate stage, which is connected two output of preamplifier, and

produces a voltage difference ( $v_{out+}$ ,  $v_{out-}$ ), which is sent into of comparator. When  $clk$  is high, the comparator start to work, and the voltage difference ( $v_{out+}$ ,  $v_{out-}$ ) will be amplified by the crossing plus feedback loop, and later comparator will keep the state until  $clk$  becomes low.




Figure2: Schematic view of CMOS comparator

### SIMULATION RESULTS

Simulation of the present design has been done using the 0.18  $\mu\text{m}$  CMOS technology under the 2V power supply by Cadence specter.

This design can directly used in an 8-bit pipeline ADCs, which first stage is a 1 bit switched capacitor pipeline ADC. Present results are included offset voltage, power dissipation, clock frequency and Gain calculation, which based on 0.18 $\mu\text{m}$  Technology. The circuit operates with a single 2.0 V power supply. From Fig.6 we can obtain that the offset voltage of comparator was reduced to approximate 280.7nV and power dissipation was 0.37 mW.

As the clock frequency of comparator is achieved 100MHz and clock period was 10ns can be used where Low power, high speed and Low offset voltage is the main requirements and it is very much

useful for ADC designer. Finally simulation results of the comparator are shown in Fig. 3, Fig. 4 and 5 respectively. Table 1 has given the comparison of present work with earlier reported work and observed some improvement.

**Table 1: Comparison of present results with earlier Reported work**

Parameters	Ref.[12]	Ref.[13]	This work
power supply	5V	2.5V	2V
Clock frequency	100MHz	10MHz	100MHz
Offset voltage	6.5 mV	280 $\mu\text{V}$	280.7 mV
Power dissipation	0.49 mW	1.8mW	0.37 mW
Technolog y	0.35 $\mu\text{m}$	1 $\mu\text{m}$	0.18 $\mu\text{m}$




Figure3: Transient response of comparator




Figure4: AC response of comparator




Figure5: Gain of comparator




Figure 6: Simulation results of offset voltage

**CONCLUSION**

A CMOS comparator design and optimized procedure has been developed for use in a pipeline ADC. A single comparator has been built and tested. It operated low power dissipation 0.37 mW.

The comparator is designed and simulated cadence spectre in 0.18µm CMOS Technology. Simulation results show that the circuit can work under as high clock frequency as 100MHz and its maximum offset voltage is

about 280.7 nV. In this design we compare our results and observed that present results have improvement as shown in table 1. This design will be very beneficial for ADC designer & young researcher.

#### REFERENCES

- [1] Bao-ni Han, Yin-tang Yang and Zhang-ming Zhu, "A Novel 1.25GSPS Ultra High-Speed Comparator in 0.18 $\mu$ m CMOS", IEEE 2008.
- [2] Guo Yongheng, Cai Wei, Lu Tiejun, Wang Zongmin, (2009), "A Novel 1GSPS Low Offset Comparator for High Speed ADC", Fifth International Joint Conference on INC, IMC and IDC, IEEE Computer Society, pp. 1251-1254, IEEE 2009.
- [3] Riyan Wang, Kaihang Li, Jianqin Zhang, Bin Nie, "A High-Speed High-Resolution Comparator for Pipeline Analog to Digital Converters", No.28-31, IEEE 2007.
- [4] Mohan, A., Zayegh, A., Stoiceyski, A., Veljanoyski, R., "Comparator for High Speed Low Power Ultra Wideband A/D Converter", International Conference on Communication, Computer and Power (ICCCP'07), pp. 1-5, 2007.
- [5] Behzad Razavi and Bruce A. Wooly, "Design Techniques for High-Speed, High Resolution Comparators", IEEE Journal of Solid-State Circuit", Vol. 27, No. 12, pp. 1916-1926, 1992.
- [6] C. Wulff and T. Ytterdal, "0.8V 1GHz Dynamic Comparator in Digital 90nm CMOS Technology", 23 rd NORCHIP Conference, pp. 237-240, Nov. 21-22, IEEE, 2005.
- [7] Fernando Paixao Cortes, Eric Fabris, Sergio Bampi, "Analysis and design of amplifiers and comparators in CMOS 0.35 $\mu$ m technology", ELSEVIER, Microelectronics Reliability, pp. 657–664, 2004.
- [8] Yang, W., Wang, D., "Design and Analysis of a High-speed Comparator in a Pipelined ADC", Proceedings of HDP 07, IEEE 2007.
- [9] Luuri Sumunen, Mikko Wulturi, KuriHulonen, "A Mismatch Insensitive CMOS Dynamic Comparator for Pipeline A/D Converter", pp 32-35, IEEE 2000
- [10] R Lotfi, M Tahenadeh-Sani, M Yaser Asizi, and O. Shaei, "A 1-V MOSFET Only Fully Differential Dynamic Comparator for use in Low Voltage Pipeline A/D Converters", pp 377-388, IEEE 2003.
- [11] M. B. Guermaz, L. Bouzerara, A. Slimane, M. T. Belaroussi, B. Lehoudj and R. Zirmi, "High Speed Low Power CMOS Comparator for Pipeline ADCs, 25th International Conference on Microelectronics, 14-17 MAY, IEEE 2006
- [12] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamasaki, TS Cheung, J.Ogawa, N. Tzartzanis, W.W. walker and T. Kuroda, "A 0.11 $\mu$ m CMOS Clocked Comparator for High-Speed Serial Communication.", Symposium on VLSI Circuits 2004, Digest of Technical Papers, pp. 198-201, June 2004