Implementation of Fast, Low Power and Area Efficient Carry Select Adder

Priya H. Agrawal  
Department of Electronics Engineering  
Priyadarshini College of Engineering  
Nagpur, India  
pia123agrawal@gmail.com

Prashant R. Rothe  
Department of Electronics Engineering  
Priyadarshini College of Engineering  
Nagpur, India  
p_rrothe@rediffmail.com

Abstract — One of the fastest adders is Carry Select Adder (CSLA) and it perform fast arithmetic functions in many data processing processors. A conventional CSLA has less carry propagation delay (CPD) than ripple carry adder (RCA). A compromise between RCA and carry look ahead adder is provided by Carry select adder.

For the CSLA new logic is proposed by reducing redundant logic operations present in conventional CSLA. In the proposed scheme, schedule the carry select (CS) operation before final sum calculation, which is different approach from the conventional. Two carry words \( C_{\text{hi}} = 0 \) and \( C_{\text{hi}} = 1 \) bit patterns and fixed \( c_{\text{hi}} \) bits use for generation units and CS logic optimization. Optimized logic units is used to obtain an efficient CSLA design. The proposed work is carried out using Modelsim SE 6.3f and Quatus2 software.

Keywords- Adder, arithmetic unit, low power, CSLA, RCA, low delay, area efficient.

I. INTRODUCTION

In VLSI system design high speed, area and power efficient data path logic systems are the major areas of research. With the increasing the necessity of portable systems, area occupancy plays a vital role in the design of Integrated Circuits. Basic building blocks of any processor or data path application are Adders. The critical path in adder design is carry generation. In arithmetic logic unit and in other parts of the processor adders are used to calculate table, indices addresses and similar applications. In multipliers, high speed integrated circuits and digital signal processing various algorithms like FFT, IIR and FIR are executed by adders.

There are several types of adder designs available (RCA, CLAA, CSA, CSA). Ripple carry adder have compact design but high computation time. Carry look ahead adder have increase in area but gives fast result. Compromise between Carry look ahead adder and RCA is given by Carry select adder. There is a scope for reducing the delay and area in the structure of CSLA. Carry select adder have less area and power consumption. Power consumption of data path is get reduced with the reduction of area in adder. Partial sum and carry is generate by using carry input \( C_{\text{hi}}=0 \) and \( C_{\text{hi}}=1 \) and the final sum and carry are selected by using the multiplexers. In digital adders the time required by the carry to propagate through the adder limits the speed of addition.

II. LITERATURE SURVEY

The largest systems in VLSI system design is design of low delay, area and power. Different researchers have done work on this and few are summarised below.

M.chithra and G.omkareswari [2] proposed that a simple approach to reduce the area and power of CSLA architecture. Ripple carry adder is used to implement a carry select adder (CSLA). By comparison with the regular 128-bit CSLA the proposed design 128-bit CSLA has reduced more delay and area. This work offers advantage in the reduction of area and total power by reducing number of gates. The modified CSLA architecture is low area, low power, simple and efficient for VLSI hardware implementation.

Pandu Ranga Rao and Priyanka Halle [3] proposed that use of a simple and an efficient gate level modification executes reduces area and delay of the CSLA. By using this concept 16, 32, 64 and 128 bit SQRT CSLA is improved. Area and delay of proposed design is reduced when compared with the regular SQRT CSLA. Replace the RCA with BEC in the structure reduces the number of gates. In modified SQRT CSLA the delay is reduced to a great extent.

Damarla Paradhasaradhi and Prof. K.Anusudha [4] proposed that an area efficient carry select adder by sharing the common Boolean logic term (CBL). The correct output is selected according to the logic states of the carry in signal through the multiplexer. Based on this modification a new architecture has been developed using Binary to Excess-1 converter (BEC). The proposed architecture has reduced area and delay when compared with the regular SQRT CSLA architecture. An 8-bit inputs area efficient square-root carry select adder is proposed. The reduced number of gates gives advantage in the reduction of area.

Sajesh Kumar U and Mohamed Salih K K [6] proposed the carry select adder configuration and parallel adder approach for
the implementation of fast adder for the efficient implementation of parallel adder with optimized area and propagation delay for FPGA applications.

Fig.1 The proposed approach

III. PROPOSE WORK

An RCA–RCA configuration is used in a conventional carry select adder (CSLA) and a pair of output carry bit and sum words bit is generated. The Carry Select Adder comes in the category of conditional sum adder. Conditional sum adder works on some condition. CSLA have a lesser delay than Ripple Carry Adders. Carry Select Adder is used while working with smaller number of bits. Different logic formulation is used to reduce delay and area so that speed is increased. The expression of full adder are listed below.

\[ \text{SUM} = A \oplus B \oplus C \]  
\[ \text{CARRY} = (A \cdot B) + (B \cdot C) + (C \cdot A) \]

Fig.1 shows Internal architecture of 4 bit carry select adder. Two ripple carry adders are multiplexed together. Sum and carry are calculated by assuming input carry as 1 and 0 prior the input carry comes. When actual carry input arrives, the actual calculated values of sum and carry are selected using a multiplexer. Behavioral modeling is used for code.

Fig.2 shows basic building block of a carry select adder of block size 4. A ripple carry adder layout is simple. \( C_{\text{out}} \) is the output carry and \( s_0, s_1, s_2, s_3 \) are the sum produce. Structural modeling is used for code.

Fig.3 shows 4 bit CSLA where \( c_0 \) and 4 bit \( a \) and \( b \) input is applied. \( s_0, s_1, s_2, s_3 \) are the sum produce by using adder and \( c_4 \) is output carry produce. Mixed modeling is used for code.

IV. RESULT

The area analysis, time analysis and power analysis for propose approach, basic building blocks of CSLA of size 4, 4 bit CSLA are shown in following figures.

Fig.4 Area analysis for the proposed approach

Fig.5 Time analysis for proposed approach
V. CONCLUSION

Power, delay and area are the important factors that determine the performance of any circuit in VLSI design process. The disadvantage of regular CSLA is more power consumption and large area. The reduced number of gates offers the advantage in the reduction of area and total power.

REFERENCES


